I. INTRODUCTION

M
ULTILEVEL converters have been the focus of an intense attention from academia and industry since their emergence in the 1980s, and have made their way into medium-voltage (MV) energy management and power conversion market [1] . Researchers across the globe are making great efforts to improve the topology and enhance the performance of these configurations [2] . Multilevel voltage-source topologies comprising of low-voltage (LV)/MV semiconductor power switches such as the LV/MV-insulated-gate bipolar transistors (MV-IGBTs) are considered as competitive solutions for the MV high-power energy conversion market, compared to their alternative two-level counterparts based on the developing technology of the high-voltage (HV)-IGBTs, the integrated gate-commutated thyristors (IGCTs), or the gate turn-OFF thyristor (GTOs) [3] . The main converter topologies which have been commercialized by major manufacturers are the neutral-point-clamped (NPC) converters, the cascaded multicell converters, the flying-capacitor (FC) multicell (FCM) converters, and the modular multilevel converters [4] - [8] .
In 1979, Nabae et al. [9] invented the first pulsewidthmodulation (PWM) NPC converter to drive a three-phase 200-V, 2.2-kW, 60-Hz squirrel-cage induction motor. The three-level NPC configuration has now become an accepted and standard topology in industry for adjustable-speed drive (ASD) applications. For instance, the GE Power Conversion's MV-7000 ASD series is realized based on the three-level NPC topology, and provide a wide power range from 3 up to 101 MVA at output voltage from 3.3 up to 10 kV employing the IGCT or MV/HV-IGBT technology. The multiple clamping points, voltage imbalance, asymmetrical power loss distribution among semiconductor devices, and un-modular clamping diodes have restricted the NPC topology to the three-level configuration [10] . Complementing the passive neutral-point (NP) diodes by adding antiparallel active switches such as IGBTs, IGCTs, and GTOs provides a controllable path for NP current to flow and overcomes the drawback of the uneven power loss distribution among semiconductor devices. The resultant topology is referred to as the active-neutral-point-clamped (ANPC) converter [11] - [13] . The PCS 8000 ASD series manufactured by ABB generates voltages from 10.8 up to 13.5 kV with a wide power range from 6 up to 100 MVA utilizing IGCT technology [1] .
In 1977, Holtz [11] invented a converter topology for HV and high-frequency (HF) applications which was built and tested using thyristors for its phaseleg. Later in 2009, this topology was named as the neutral-point-piloted (NPP) converter that is a suitable con- Fig. 7 . Derivation of the bounded reference waveform χ(t) for the first case of the 0.5 ≤ M ≤ 1 using four pulses of (t)
figuration for ASD applications [15] . The NPP converter uses bidirectional IGBTs to connect the phase output to the dc-link midpoint (i.e., NP) to generate the additional zero voltage level and control the NP current. This topology is also referred to as the transistor-clamped converter [4] , [16] or the T-type topology [17] - [21] . The NPP converter requires an HV-IGBTs or series connected MV-IGBTs for its upper and lower switches compared to its intermediate MV-IGBT switches. This impedes the topology's extension to higher voltage levels and limits the converter structure to the three-level configuration. The FC-based multilevel converter family including the FCM and stacked multicell (SM) converters were invented in the 1990s by Meynard and Foch [22] , [23] . The FCM and SM converter topologies employ imbricated cells comprising IGBTs and FCs in the form of a tandem/ladder or stack arrangements to realize the converter's phase-leg [24] . The redundant switching states are used in the FCM converters to achieve the proper voltage balance across FCs and clamp the voltage across the MV-IGBTs. The proper switching states for this multilevel topology provides a correct commutation between adjacent cells to chop the dc-link voltage employing semiconductor devices and FCs. This makes it possible to regulate the FC voltages and synthesize different voltage levels at the output nodes of the FCM converters without a need for an NP. The FCs might impose some practical limitations such as the excessive cost and accommodation space on the FCM converters. The FCM converters made their first appearance in MV-ASD market through ALSPA VDM6000 drive series by ALSTOM in the mid 1990s. The 3.3-kV, 4.6-MVA ASD was built using a three-cell fourlevel IGBT-based FCM converter for pumps and train traction applications [25] .
The extension of the three-level ANPC topology which is realized by combination of the NPC and FCM converters forms a new multilevel configuration which is referred to as the FC-based ANPC topology [26] - [28] . The FC-based ANPC converter is a promising multilevel topology for ASD applications which benefits from the robustness of the NPC along with the flexibility of the FCM converters [29] , [30] . For example, ABB's ACS-2000 drive series employs the five-level FC-based ANPC converters at the heart of the ASD to generate the 4-, 4.16-, 6-, and 6.9-kV output voltages within a power range up to 3 MVA. Some new FC-based ANPC converter topologies are reported in [31] and [32] . Improved modulation techniques for control of the ANPC converters to achieve a better performance have been implemented in [33] and [34] . In general, the stored energy, number, voltage, and current ratings of the FCs are the limiting factors for FC-based multilevel converters. Thus, the optimization of the converter topology from the FC point of view by reducing their voltage rating, stored energy, number, and modularization is of utmost importance. This brings the power converter and overall system's costs down and makes converter more practical for industrial and ASD applications.
Therefore, this paper proposes three topologies of duoneutral-point-clamped (D-NPC), duo-active-neutral-pointclamped (D-ANPC), and duo-neutral-point-piloted (D-NPP) converters. The substantial reduction in the number of HF-PWM MV-IGBTs, clamping diodes, and FCs, and a drastic abatement in the total voltage rating and total stored energy of the FCs are the most noteworthy advantages that these topologies offer over their classic counterparts. Thus, the dc-capacitors' total voltage rating and stored energy in the 17-level D-ANPC converter are 10.2941% and 3.3626% of those values in the 17-level FCM converter, respectively. Accordingly, the dc-capacitors' total voltage rating and stored energy in the 17-level D-ANPC converter are 19.4444% and 11.2745% of those values in the 17-level SM converter, respectively. Ultimately, the dc-capacitors' total voltage rating and stored energy in the 17-level D-ANPC converter are 31.8182% and 17.1642% of those values in the 17-level ANPC converter, respectively. It is worth pointing out that for sufficiently large number of voltage levels, these ratios tend to converge to the 6.25% and 1.5625%, respectively, as compared to the FCM, 12.5% and 6.25%, respectively, as compared to the SM, and 25% and 12.5%, respectively, as compared to the ANPC converter. This comparison is illustrated in Table. I for 17-level 16-p.u. peak-to-peak case. The same comparison is conducted for generalized cases and the results are depicted in Figs. 5 and 6 for voltage levels from 5 up to 69. Therefore, the substantial reduction in the number of HF MV-IGBTs by 50% in comparison with classic ANPC converter along with a drastic decrease in the total voltage rating and stored energy of the capacitors is the major advantage offered by the proposed D-ANPC topology over the FC-based multilevel converters. The derived equations for calculation of the total voltage ratings (V(n)) and the stored energy (E(n)) of the dc-link capacitors and FCs in the FCM, SM, ANPC, and the D-ANPC converters are given in the Appendix.
1) Proposed Modulation Technique:
The proposed control technique employs phase-shifted carrier PWM (PSC-PWM) strategy wherein the triangular carriers are interleaved, phase shifted by (2π/n), to achieve superior harmonic characteristics. The sinusoidal reference waveform (4) . Using the zero-crossing angle of the (t) and the intersection angle of ϑ, four pulses of (t), γ 1 (t), γ 2 (t), and γ 3 (t) are generated to be added to (t) to form a reference waveform which is bounded between 0.5 and 1 for PWM comparison with κ i (t) carriers. This bounded reference waveform is called χ(t) and is represented in (9) . The χ(t) derivation method is illustrated in Fig. 7 for the first case wherein M = 1 and ϑ = (π/6). The LF HV-IGBT of S T is modulated using (t), the LF HV-IGBT of S J is controlled using PWM comparison of
and a constant value of d(t) = 0.5, and the HF MV-IGBTs of S (n−i+1) are switched ON and OFF through the PWM comparison of χ(t) and the carrier of κ i (t). This is expressed in (10)- (12) and illustrated in Fig. 8 for the first = 1, 2, 3, . . . , n, and q ∈ Z + . α i (t) is the control pulse for S (n−i+1) within (n − i + 1)th-HF cells of the D-ANPC converter
The control and switching pulses for the second case (0 ≤ M < 0.5) are derived in (13)- (17) and are illustrated in Figs. 9 and 10 for M = 0.499
B. Duo-Neutral-Point-Clamped Converter
The proposed D-NPC converter's phase-leg is formed by adding the LF HV-IGBTs to the classic NPC converter's topology. This leads into a 50% reduction in the number of the HF MV-IGBTs and clamping points along with a significant decrease in the number of the clamping diodes. 
C. Duo-Neutral-Point-Piloted Converter
Adding the LF HV-IGBTs to the conventional NPP converter's topology forms the proposed D-NPP converter's phase-leg. A significant decrease in the number of the HF MV-IGBTs is achieved through this topology modification. Fig. 12 shows the proposed five-level configuration of the D-NPP topology. To generate a five-level single-phase voltage with a peak-to-peak value of 4 p.u, the NPP converter would require a 4-p.u. dc-bus voltage The dc-link voltage was 300 V. The transient and steady states dynamics of the FC voltage is illustrated in Fig. 16 . As demonstrated, the FC voltage is regulated and balanced naturally at 75 V. The voltage harmonics occur around ψ × 2 × f sw , where ψ is an integer number. As presented, the voltage harmonics are placed at ψ ×2×5000 including the 10 and 20 kHz. 
APPENDIX
The total voltage ratings [V(n)] and the stored energy [E(n)] of the dc-link capacitors and FCs in the 4n + 1-level converters with 2E peak-to-peak and 4n-p.u. output voltage, are calculated as follows:
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